范文编号:JD1084 范文字数:11546,页数:45 摘 要 本设计是基于FPGA的一个简易数字频率计,利用Verilog硬件描述语言设计实现了频率计内部功能模块,采用了等精度测量的方法,并结合NIOS软核CPU嵌入FPGA,构成SOPC系统,利用NIOS软核对数据浮点运算处理,管理人机交换界面实时显示,跟传统FPGA+单片机的多芯片系统方案相比更加灵活,系统体积小和功耗小等优势,具备软硬件在系统可编程的功能。 关键词:等精度 频率计 FPGA NIOS Verilog The Design Of Simple Digital Frequency Meter Base On FPGA The design is based on FPGA digital frequency of a simple plan, use Verilog hardware design realized the frequency of internal function module, the accuracy of the measurement method, etc NIOS and FPGA, soft nuclear CPU embedded systems, using the SOPC constitute NIOS soft check data management man-machine floating point calculations, exchange, with real-time display interface chip traditional FPGA + MCU solutions, system is much more flexible than small volume and low consumption, have advantages of hardware and software systems in programmable functions. Key words: Equal precision Frequency counter FPGA NIOS Verilog 目 录
|
上一篇:A/D 比较电路模块的版图设计 | 下一篇:煤气报警器设计 |
点击查看关于 基于 FPGA 简易 数字 频率 设计 的相关范文题目 | 【返回顶部】 |